In this paper, the design of an all-digital quadrature up and down converter with high accuracy and flexible I F settings is presented. The signal up/downconversion is achieved by interpolation/decimation combined with a programmable antialias filter preserving the selected frequency band during the sample rate conversion. This way a high-speed solution with low-power consumption is achieved. We used a novel technique to implement flexible IF settings. The resulting structure is capable of handling signals up to 160 MSPS and is suitable for coaxial access network modem applications.
I. INTRODUCTION
Thanks to the technology progress, digital techniques are today capable of handling also IF/RF tasks. Thus the boundary between digital and analogue parts in the current communication applications is becoming a design parameter. The traditional approach of baseband functionality handled by a digital core and analogue IF/RF front-end is not necessarily also the most efficient one. However, this does not imply, that the digital techniques have to replace the analogue circuitry. Rather the advantages, which are offered by digital 1:chnologies, should be carefully considered during the design process. For example, analogue hardware is typically sensitive to all kinds of nonidealities and nonlinearities. This might have a serious impact especially if a complex modulation scheme is required. The use of digital techniques eliminates most of these undesired effects. On the other hand, the use of digital hardware has also its limitations (e.g. availability of fast AD converters), so it can not be considered a general solution.
In this paper, we discuss a full-digital implementation of a high-speed quadrature up and down converter. This area was already investigated by several authors [ 1-31. However, all these solutions sacrificed flexibility in order to achieve the desired performance, i.e. they all consider a single I F band. We will show, that the trade-off between the programmability and the performance does not have to be so abrupt and that it is possible to keep significant flexibility while simultaneously achieving the required performance figures.
The paper is structured as follows: in the next section, a brief analysis of the potential digital downconversion ;nethods will be given and potential the advantages and weaknesses
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of those approaches will be outlined. Afterwards, the system requirements will be described in section 3, followed by the chip architecture overview in section 4. The important implementation issues will be discussed in sections 5 to 7, an overview of chip parameters and simulation results in section 8 and finally conclusions will be drawn in section 9.
DIGITAL DOWNCONVERSION
The digital downconversion can be realised in a number of ways. The selection of any of those has a profound impact on the design parameters of the final implementation.
On one hand, programmable implementations (see [4] ), centered around a digital mixer and sine generator, as shown in the top part of fied by reprogramming the sine generator without having direct impact on the implementation of the rest of the system. The disadvantage is the high amount of hardware working at the highest frequency, which severely limits the working frequency of the application (e.g. the down converter described in [4] is capable to process 75 MSPS and the upconverter 52 MSPS).
On the other hand, narrowly focused implementations [ 1-31 tuned to downconversion of a single I F can be mentioned. These techniques are based on a well-known decimation property, which says that it is not possible to determine the original position of a signal in frequency spectrum after decimation took place (e.g. after decimation by 2, it is not possible to conclude, whether the signal was centered around 0 or fs/2). So instead of downconverting the signal to the baseband before decimation, the anti-alias filter is upconverted at the signal position which has the same final effect as shown in the bottom part of Fig. 1 . This makes it an interesting choice from speed (250 MSPS QAM modulator/demodulator in [I] ), as well as from a power consumption (see [2] [3] ), point of view. However, since the actual IF to downconvert is transformed into the modified filter coefficients, any change of IF is inherently more difficult to implement.
Our design shows, that it is possible to overcome these problems and achieve a substantial amount of flexibility in decimation based downconversion while retaining high speed. This is done by combining a novel decimation based approach with a smart implementation strategy.
SYSTEM DESCRIPTION
The design specs originate from Multimedia Cable Network System (MCNS) modem specifications (see [ 5 ] ) and the intention was to cover the complete signal spectrum for the upstream communication path. The overall functionality of the complete system is shown in Fig. 2 . During signal down- In order to relax the anti-alias filter requirements, the total downconversion by 16 was split into two successive downconversions by 4. The signal path through the filters is shown in Fig. 3 . The H2, filter contains four shapes each preserving a group of four IF bands. In case, a channel starting from n = 17 is selected, it is placed into the proper position before filtering by means of a frequency shift. The same applies for the H1, filter, which is also integrating four shapes each preserving one IF band and using frequency shifts when necessary. Finally, HO filter prevents aliasing between I and Q components. For example, let us consider a channel with n = 25. In the first step, it is shifted by 7r/2 shift at the position of channel 9, so the shape H22 is selected during the first decimation by 4. In the second stage, the signal is shifted by 7r shift from n = 9 into n = 1 position so the shape H l l is The actual system complexity reflects the trade-off between flexibility (i.e. the number of possible IFS) and the implementation cost of the multishape filters, The chip can work in either of both modes (upconversion and downconversion), but not in both simultaneously. The mode is selected by the upldown control signal.
IV. SYSTEM ARCHITECTURE The complete system architecture is shown in Fig. 4 . The filters H2 and H l are decimatinghterpolating filters (depending on the mode), the HO is a single rate filter. The filters H2 and H1 are implemented using polyphase decomposition to lower the working frequency of the filters (H2 is working at 40 MHz and HI at 10 MHz). The rotors by 7r and 7r/2 are used to perform frequency shifts of the signal spectrum in order to simplify the anti-alias filter implementation as mentioned in the previous section. Finally, the muxes are necessary in the upldown mode selection. In order to obtain an efficient soIution different design optimisations have to be carried out. Now some of these will be descussed more in detail. 
V. FIR FILTER DESIGN
The filters are critical components of the whole design in terms of area as well as power consumption. In order to relax the requirements imposed on the filters, an approach called Interpolated Finite Impulse Filter is used [3] . The idea is, that in multiple stages, it is not necessary to filter out a signal, which has been already removed by the previous stage. This way, orders of the anti-alias filters were significantly reduced. The different filter shapes have been obtained from a low-pass prototype through a complex rotation what corresponds to a frequency shift or upconversion of the filter passband to IF.
In order to reduce the working frequency of anti-alias filters, polyphase decomposition was used in case of filters H2 and H I as shown in Fig. 5 . The polyphase implementation of [ 11 and [3] so it is sufficient to note here that these filters were split up in four parallel subfilters working at four times lower frequency. The crucial part of FIR filters implementation was an effective realization of multiple coefficients corresponding to the different filter shapes. We have introduced a modified Canonic Signed Digit (CSD) technique to tackle this problem (for more details about standard CSD technique see [6] ). The multiplications are decomposed into a set of add-shift operations as it is with the CSD coefficients. Since the different coefficients basically result in different shift factors, it is possible to implement multiple coefficients by making the shifts programmable instead of hardwired. This way appropriate shift factors can be chosen during operation. When necessary, adders or subtractors are replaced by addhub cells (see Fig. 6 ). Due to the nonlinear distribution of the CSD numbers, scaling of the CSD coefficients by a constant might result in a smaller number of total non-zero bits (see [6] ). The proper scaling ratio is determined by an exhaustive search. 'This strategy was used also in our design. Since the H 2 and HI filters integrate four different shapes, resulting in four CSD sets for each filter, the optimisation was run for each CSD set separately. Afterwards, the scaling ratio, which gave the best average improvement for all four shapes, was selected.
FIR filters is described in detail in
The reduction of the necessary filter shapes was possible thanks to the fact, that certain operations on the signal spectrum can be performed at a little hardware cost. The frequency shifts by x and x / 2 require only the multiplications by 1, -1 and 0, i.e. sidcos of lcn/2, and some additional multiplexing of real and imaginary parts. This allows to do all the processing only on < 0, fs/4 > part of frequency spectrum, since any frequency from < fs/4, f3 > interval can be shifted into < 0, fs/4 > using some combination of T and x/2 shifts.
Because of that, the actual number of shapes was reduced to one half respecively one fourth in H2 and HI filters.
VI. FIR FILTER ARCHITECTURE OPTIMISATION
The anti-alias filters are the core of the design, so their implementation must be handled with utmost care. Thanks to some design considerations, the filter architecture can be further optimised. Since the optimisations are filter specific, they will be discussed separately.
The H2 filter has a unique property that in upconversion mode, only real part has to be produced, while during downconversion only real part is being read (see Fig. 7 ). Provided @I Downconversion: Xi = 0 F Upconversion: Yi is not needed Fig. 7 . Filter H2 optimisation (one tap) multiplexers are introduced to select the real or imaginary input component for the multipliers, it is possible to significantly reduce the hardware of the H 2 filter as shown in Fig. 7 . As a side-effect, the n / 2 rotor can be also easily merged into the filter structure thanks to the introduced multiplexers. This also eliminates virtually all hardware, working at the 160 MHz, apart from the polyphase decomposition structures.
In filter H I design, the filter frequency shift factors are multiples of x/16. This has important consequences. The polyphase expansion elements are the only hardware which has to work on maximal frequency. We implemented both downconversion (Fig. 8) as well as upconversion parts using multiplexers. This simple structure fulfilled the hard speed requirements. 
VIII. C H I P CHARACTERISTICS OVERVIEW
The design was made using multirate version of OCAPI C++ design environment [7] . The C++ description has 4400 lines which results in 12000 lines of generated RT-level VHDL code, which was synthesized using Synopsys design compiler. It was successfully tape-out, manufactured and functionally tested. The chip parameters are given in Fig. 9 .
The three distinctive areas at the both sides and at the bottom The quantization was tested by cosimulation of the chip with QAM transmitter and receiver. We have evaluated the Error Vector Magnitude (EVM) of the received QAM-16 signal after upconversion or downconversion performed by RoBo4. The resulting EVM values from clock-true floating point and fixed point simulations is given in Fig. 1 1. 
IX. CONCLUSION
An implementation of a high-performance all-digital quadrature up and down converter was presented. It features 
